Input Reordering For Power And Delay Optimization - ASIC Conference and Exhibit, 1997. Proceedings., Tenth Annual IEEE International
نویسندگان
چکیده
Dynamic Power by internal capacitance * Short-circuit Current Dissipation . ~ ~ ~ ~ ~ i ~ i ~ ~ i~~ 1 I Delay Abstract---It is known that input reordering of a gate affects the power dissipated by the internal capacitance of the reordered gate, which has been utilized for power reduction so far. We show that the reordering also has a significant effect on the power dissipation of the gate which drives the reordered gate. It is because the input capacitance depends on signal values of other inputs. We propose a reordering algorithm considering the power dissipation in the driving gate, the reordered gate and the gates driven by the reordered gate. Experimental results using 21 benchmark circuits show that our method reduces the power dissipation in all the circuits by 3.6 % on average. There is a possibility that power dissipation is reduced by 17.2% maximum. In the case of delay and power optimization, our method reduces delay by 7.0 % and power dissipation by 3.1 % on average.
منابع مشابه
TDD: A Technology Dependent Decomposition Algorithm For LUT-based FPGAs - ASIC Conference and Exhibit, 1997. Proceedings., Tenth Annual IEEE International
1*2 A major drawback'of the previous algorithms that perform decomposition and covering f o r L UT-based FPGA technology mapping is the lack of a fast , and reasonably accurate eualuat ion scheme for the decomposition phase. I n this paper, we will show how a fast covering algorithm can be used as a n evaluation engine for the decomposition phase. We show that decomposztion has a significant Im...
متن کاملA 8.6 μW 3-bit programmable gain amplifier for multiplexed-input neural recording systems.
We report a fully-integrated low-power 3-bit programmable-gain amplifier (PGA) that can be used as the second stage amplifier to adjust the gain for multi-channel neural recording systems. The design strategy maximizes energy-efficiency using a technique by optimizing a slew rate, gain and phase margin. The PGA consumes 8.66 μW from 1-V single supply. This is an order of magnitude lower than th...
متن کاملA Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
We present a method for power and delay optimization by input reordering. We observe that the reordering has a significant effect on the power dissipation of the gate which drives the reordered gate. This is because the input capacitance depends on the signal values of other inputs. This property, however, has not been utilized for power reduction. Previous approaches focus on the reduction of ...
متن کاملUnited States Patent Hull et al
and pp. 5/1-5/2. Langley "An Analysis of Bayesian Classifiers," Proceedings of the Tenth National Conference on Artificial Intelligence, pp. 223-228, 1992. Langley "Induction of Selective Bayesian Classifiers," Proceedings of the Tenth National Conference on Uncertainty in Artificial Intelligence, pp. 400-406, (1994). Li et al. "Automatic Text Detection and Tracking in Digital Video," IEEE Tran...
متن کاملSolving Five Instances of the Artificial Ant Problem with Ant Colony Optimization
· Chivilikhin D., Ulyantsev V. Learning Finite-State Machines with Ant Colony Optimization // Lecture Notes in Computer Science, 2012, Volume 7461/2012, pp. 68275 · Chivilikhin D., Ulyantsev V., Tsarev F. Test-Based Extended Finite-State Machines Induction with Evolutionary Algorithms and Ant Colony Optimization / Proceedings of the 2012 GECCO Conference Companion on Genetic and Evolutionary Co...
متن کامل